Thank you for your interest in my research on "Single Cycle Access for Logic Test". 

If you are interested in the technology, please read the original paper:

T. Strauch, "Single Cycle Access Structure for Logic Test", IEEE Trans. on VLSI, vol. 20, no. 5, May 2012, pp. 878-891 [link]

Identical copies of this paper have been published by:

[copy1] P.Anand Selvakumar, and K.L.Hemalatha, "An Efficient Logic Test Structure For Low Power Testing", International Journal of Computer Applications in Engineering Sciences (IJCAES), Volume III, Special Issue, August 2013, ISSN: 2231-4946


[copy2] M. Sakthivel, and P. Selvakumar, "Priority Encoder Based Single Cycle Access Structure for Logic Test ", International Journal of Scientific & Engineering Research (IJSER), Volume 4, Issue 5, May-2013, ISSN 2229-5518

[copy3] Prasana P, and Viswanathan B, "Implementation of Single Cycle Access Structure for Logic Test", International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering (IJAREEIE), Vol. 2, Issue 4, April 2013, ISSN (Print) : 2320 – 3765

[copy4] U. Manimegala, B. Muthupandian, and R. Ganesan, "Power Optimization Technique for testing in VLSI Circuits", International Journal of Advanced Information Science and Technology (IJAIST), Vol. 2, No. 11, March 2013

[copy5] Sri Lakshmi Chandana, and B. Vamsi Krishna, "A Novel method to improve the Logic Test by using Single Cycle Access Structure", Int. Journal of Engineering Research and Applications (IJERA), Vol. 3, Issue 6, Nov-Dec, pp. 1721-1726

[copy6] K.Surya Kumari, Sneha M. Joseph, and V.N.M. Brahmanandam K., "A Static Time Analysis of 1-Bit to 32-Page SCA Architecture for Logic Test", International Journal of Science Engineering and Advance TEchnology (IJSEAT), Vol. 1, No. 7

[copy7] M.B. Bhemma Kumar, and V. Ravi Naik, "Implementation of a single cycle access structure for logic test", International Conference on Recent Trend in Electrical and Electronics Engineering, 07th July-2013, Bengaluru, ISBN: 978-93-83060-06-1

[copy8] C. Amarnath, and K.Bala, "A Logic Test to Minimize Test Data Volume By Single Cycle Access Structure", International Journal of Research in Computer and Cimmunication Technology, Vol. 3, Issue 9, September 2014

[copy9] C. Swapna, and D. Venkataramireddy, "VLSI Implementation of Single Cycle Access Structure for Logic Test in FPGA Technology", International Journal of Research in Advanced Engineering Technologies, Vol. 2, Issue 1, September 2014

Only [copy3, copy4 and copy6] follow the rule to mention the origin of the art in the reference section, although no value is added to the paper. All of them even copy over text, figures and tables, how ridiculously is that.




last modified: 2018/Jan/1